Espressif Systems /ESP32-S3 /UHCI0 /CONF1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CONF1

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CHECK_SUM_EN)CHECK_SUM_EN 0 (CHECK_SEQ_EN)CHECK_SEQ_EN 0 (CRC_DISABLE)CRC_DISABLE 0 (SAVE_HEAD)SAVE_HEAD 0 (TX_CHECK_SUM_RE)TX_CHECK_SUM_RE 0 (TX_ACK_NUM_RE)TX_ACK_NUM_RE 0 (WAIT_SW_START)WAIT_SW_START 0 (SW_START)SW_START

Description

UHCI configuration register

Fields

CHECK_SUM_EN

This is the enable bit to check header checksum when UHCI receives a data packet.

CHECK_SEQ_EN

This is the enable bit to check sequence number when UHCI receives a data packet.

CRC_DISABLE

Set this bit to support CRC calculation. Data Integrity Check Present bit in UHCI packet frame should be 1.

SAVE_HEAD

Set this bit to save the packet header when HCI receives a data packet.

TX_CHECK_SUM_RE

Set this bit to encode the data packet with a checksum.

TX_ACK_NUM_RE

Set this bit to encode the data packet with an acknowledgment when a reliable packet is to be transmit.

WAIT_SW_START

The uhci-encoder will jump to ST_SW_WAIT status if this register is set to 1.

SW_START

If current UHCI_ENCODE_STATE is ST_SW_WAIT, the UHCI will start to send data packet out when this bit is set to 1.

Links

() ()